## REMARKS/ARGUMENTS

Claims 1-31 were examined.

## Allowed/Allowable Claims:

Claims 21-31 were allowed. Claim 26 has been amended to correct an informality.

Claims 2-12 and 15-20 were objected to as being dependent upon a rejected base claim, but were considered allowable if rewritten in independent form including base and intervening claim limitations. Claims 2-12 and 15-20 have been amended to rewrite them to include such limitations.

## Rejected Claims:

Claims 1, 13, 14 were rejected under 35 U.S.C. 102(e) as being anticipated by Hochschild (US Pub. 2004/0160348).

The instant application has an effective filing date of 04/15/2003 which is prior to the 06/03/2003 filing date of Hochschild Application No. 10/453,426. Thus, in response to establish a prima facie 102(e) rejection, only the disclosure of Hochschild provisional Application No. 60/447,160 filed 2/13/2003 is relevant.

Hochschild '160 (copy attached) discloses an adaptive quantization system which dynamically sets magnitudes of a given number quantization levels based on input signal magnitude. Quantizer gain is constant, independent of L for output levels {-L, 0, +L}. DAC errors between different values of L appear as gain errors, but don't mix out-of-band quantization noise back in-band. The control block monitors the input signal and increases L as needed to avoid overload for large input signals.

Hochschild '160, inter alia, does not anticipate "a compensation system programmed to mitigate errors associated with a conversion system ... [including] a digital error model programmed to provide an emulated error signal ... [and] having parameters adaptively adjusted ... to emulate error characteristics associated with ... the conversion system."

Thus, the prima facie rejection under 102 (e) of Claims 1, 13 and 14, is rebutted and should be withdrawn. (Applicant reserves the right to swear back of Hochschild, as applicable and if appropriate.)

Application No. 10/724,817 Amendment dated October 3, 2007

Accordingly, request is made for reexamination of the application and allowance of the claims, as amended.

Respectfully submitted,

/Warren L. Franz/

Warren L. Franz Reg. No. 28,716 Texas Instruments Incorporated PO Box 655474, M/S 3999 Dallas, Texas 75265 972.917.5271 ď

## PROVISIONAL APPLICATION COVER SHEET

This is a request for filing a PROVISIONAL APPLICATION under 37 CFR 1.53 (c).

BOX PROVISIONAL APPLICATION Commissioner for Patents Washington, D.C. 20231 umber: TI-35201P Type a Plus sign (+)

	(UNITI-165Xq800)		Type a Plus sign (+) inside this box →	+		
INVENTOR(s)/APPLICANT(s)						
LAST NAME FIRST NAME	MIDDLE INITIAL		RESIDENCE (CITY AND EITHER STATE OR FOREIGN COUNTRY)			
Hochchild James	R.	2617 Mariposa C	2617 Mariposa Circle, Plano, Texas, 75075			
[ ] Additional Inventors are being named on Page 2 attached.						
TITLE OF THE INVENTION (280 characters max)						
. VARIABLE, ADAPTIVE QUANTIZATION IN SIGMA-DELTA MODULATORS						
CORRESPONDENCE ADDRESS						
[X] Customer Number 234	94	which is associa W. Daniel Swayze Texas Instrument P.O. Box 655474, Dallas, TX 75265 Tel: (972) 917 5	e, Jr. Esq. ts Incorporated , M/S 3999			
ENCLOSED APPLICATION PARTS (CHECK ALL THAT APPLY)						
[X] Specification Number of incl. Figs.	pages [10]	[ ] Small Entity statu asserted for this	is is entitled to be, and application.	hereby is,		
[ ] Drawing(s) Number of	sheets [ ]	[ ] Other (specify)				
METHOD OF PAYMENT (CHECK ONE)						
		ed to cover the Provision	onal Filing Fee	er 23-0804		

Please recognize the following attorneys with powers in this application.

Stanley M. Schurgin, Reg. No. 20,979 Charles L. Gagnebin III, Reg. No. 25,467 Victor B. Lebovici, Reg. No. 30,864 Beverly E. Hjorth, Reg. No. 32,033 W. Daniel Swayze, Jr. Reg. No. 34,478

Holliday C. Heine, Reg. No. 34,346 Gordon R. Moriarty, Reg. No. 38,973 James F. Thompson, Reg. No. 36,699 David A. Dagg, Reg. No. 37,809

lespectiu.	LLV	submit	:ted.
-	- 4	<b>1</b>	

SIGNATURE

Jam 7 Thompson

DATE Feb. 13, 2003

TYPED or PRINTED NAME: James F. Thompson

REGISTRATION NO. 36,699

PROVISIONAL APPLICATION FILING ONLY

Express Mail No: EV044744625US

JFT/raw

286532-1

Variable phaprice Expantization in EN Modulators

It is well known that a 2 ar 3-level DAC function

can be easily made very linear which is why it is

of ten chosen for EN convertery, Larger numbers et

levels usually requires some sent of trim, calibration

or Anamic element metaling technique to imprese

the DAC linearity thereous, it is possible to adapt

the quantizer levels to the japant signal amplitude


such that at any given time the quantizer produces

only 2 or 3 levels but the magnitude of there

levels is controlled by monitoring the input signal

The tollowing figure 196 russ a 25 DAC with variable,

alleptive juentizations




The following figure shows the transfer function(s) of a variable quantizer with corport levels 3-6, 6, +63 where L & 3,2,343. Note that the quantizer gain is constant, independent at L, which is important for the stability of the system froundless that the value of L switches infrequently, DAC arrors between different values at L appear as gain errors but den't mix out-of-bank quantization noise back in-bank, which may be acceptable in game a polications such as voice and audio. Figure 3 shows SNR Vs Input level for a yth order EA

2


Note that while the SNR is light to L=1, this level cannot bandle signale us large as those for LZI. So, as the input amplitude increases, the Value of L must also increase to avoid overload. The Eugentine Control block monitors the input signal and increases to as needed to avoid over land for large import signed. As the import amplitude ifecreaces, the value of I may be allowed to glowly decrease Decreasing & too ma pidly may cause the SA modulator to yabelome unstable (which is not a problem for increasing & Also, a gradual decreas in L reduces the amount of switching of b. Frounded that the internal Tana of milliseconds, the any undible be minimal. This system may be useful for many different types of DACS, including those which vary the will the of the out put pulses to achieve different values of L. Algo, the idea may be useful for Various types of ADCs.

When the quantizer level L is decreased, it is possible for the modulator to become temporarily unstable, even if the input signal level is at or below the maximum signal level which can be reliably processed by the modulator, given the new quantizer level. This is because the previously higher quantizer level may perturb the modulator such that the internal integrator levels are higher than those which would normally be seen given the new lower quantizer level. Also, the "momentum" of the modulator's integrators may be such that the lower level of feedback due to the new lower quantizer level is insufficient to prevent overflow. To prevent this unstable condition, the level of the modulator's integrators may be monitored by the quantizer control block, and based on this information the controller may decide to defer the quantizer level reduction until a later time or to revert to a higher quantizer level if the level was reduced and overflow is imminent.

This description should be accompanied by a modification to the simple block diagram to show a signal representing the state of the modulator's integrators connecting from the sigma-delta core block to the quantizer control block.




E-D modulator





E-A modulatos
2 of 2


4





2-1 core (DAE-DUSB) 1 8/3 2











DAC Level Ctrl. 2 06 2